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As shown in Figures 4 and 5, a pulse-width modulated CC-to-DC
power converter in accordance with this invention includes a first
inductor, i.e. a transformer 14 (Figure 4) or an equivalent fixed
inductor 21 (Figure 5) equal to the inductance of the secondary
winding 20 of the transformer 14, coupled across a source of DC
input voltage 10 via a transistor switch 16 which is rendered
alternately conductive (ON) and non-conductive (OFF) in accordance
with a signal from a feedback control circuit 18. A first
capacitor 42 capacitively couples one side of the first inductor
14, 21 to a second inductor 22 which is connected to a second
capacitor 24 which is coupled to the other side of the first
inductor 14, 21. A circuit load 26 shunts the second capacitor 24.
A semi-conductor diode 30 is additionally coupled from a common
circuit connection between the first capacitor 42 and the second
inductor 22 to the other side of the first inductor 14, 21. A
current sense transformer 52 generating a current feedback signal
for the switch control circuit is directly coupled in series with
the other side of the first inductor 14, 21 so that the first
capacitor 42, the second inductor 22 and the current sense
transformer 52 are connected in series through the first inductor
14, 21.
Invention is believed to reside in the specific location of
the current sense transformer and the equal inductance values of
the first and second inductors. Such a converter topology results
in a simultaneous volt-second balance in the first inductance and
ampere-second balance in the current sense transformer.
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This invention was made by an employee of the United
States Government and therefore may be made and usid by
the U.S. Government for governmental purposes without the
payment of aay royalties thereon or therefor.
Background of the Invention
This invention relates generally to DC-to-DC
converters and more particularly to a pulse,-width
modulated switching converter.
DC-to-DC power converters utilizing a switching
device in a combination of inductors and capacitors to
derive power from one source of DC voltage and then
deliver that power to a load at the same or a different
DC voltage are well known. Many different types of
topologies exist for implementing such power converters.
The number of different possible combinations using but
a relatively few components has resulted in several
standard topology types which include, among others, the
buck, boost, buck-boost, forward, flyback, and CUK
i
converters. With what initially appears to be only a
simple change or a modification in the particular
converter implementation, an extremely significant
performance variation can result.
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While many different topologies could be described,
each with its own advantages and disadvantages, the
configurations shown in Figures 1-3 best represent prior
art topologies which exhibit the closest similarity to
that of the subject invention to be hereinafter
described.
Figure 1, for example, discloses what might be
termed a forward converter topology and comprises an
isolated or transformer version of a buck converter
which, without an input filter, is typically
characterized by a converter which displays discontinuous
input current while providing a continuous output
current. Such an arrangement offers an efficient power
conversion technique; however, it almost always requires
the use of a reset winding on the power transformer in
order to reset the transformer core by returning its
stored energy to the primary side. This requirement,
while not being difficult to implement, creates some
additional design considerations associated with the
reset circuitry.
With respect to the circuitry shown in Figure 2, it
exemplif ies what is termed f lyback converter topology and
comprise what might be referred to as an isolated or
transformer version of a boost converter which, without
an input filter, is characterized by discontinuous input
i9
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current while also provieling discontinuous output current
and where the required inductor is incorporated into the
transformer which comprises a flyback transformer. Tt
typically offers the smallest number of components for
	
5	 DC-to-DC power conversion.
The third configuration comprises topology which is
illustrative of an isolated or transformer version of the
CUK converter. An isolated CUK converter utilizes a
transformer which is capacitively coupled both on the
	
l0	 primary and secondary sides.
While each of the above-referenced power converters
as well us other known converter topologies have known
utility, inherent limitations and certain disadvantages
nevertheless exist.
	
15	 Summary
Accordingly, it becomes a primary object of this
invention to provide an improvement in DC-to-DC power
converters.
It is another object of the invention to provide an
	
20	 improvement in pulse-width modulated DC-to-LAC power
converters.
It is still another object of the invention to
provide a pulse-width modulated DC-to-DC power converter
having current mode control.
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And it is yet another object of the invention to
provide a DC-to-DC converter which provides both volt-
second balance of the power transformer and ampere-second
balance of the current sensing transformer
simultaneously.
Briefly, the foregoing and other objects of the
invention are achLeved by a current-mode controlled
pulse-width modulated DC-to-DC power converter including
both isolated and non-isolated implementations comprised
of a, first inductor, i.e. a transformer or an equivalent
fixed inductor equal to the inductance of the secondary
winding of the transformer, coupled across a source of DC
input voltage via a controlled switch device, e.g. a
transistor, and which is rendered alternately conductive
(ON) and non-conductive (OFF)in accordanre with a signal
from a feedback control circuit which continuously
controls the duty cycle of the transistor switch in
relation to a complete cycle of operation. A first
capacitor capacitively couples one side of the first
inductor to an output filter circuit including a second
inductor coupled to a second capacitor which in turn is
coupled to the other side of the first inductor, with the
circuit load being coupled across the second capacitor.
A semiconductor diode is additionally coupled from a
common circuit connection between the first capacitor and
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the second inductor t^j the other side of this f first
inductor. A current sense transformer generating a
current feedback signal for the switch control circuit is
directly coupled in series with the other side of the
f irst inductor so that the f first capac''c .ac, the second
inductor and the current sense transfor=,'r are connected
in series through the first inductor. This enables the
current of the first and second inductors to be
alternately sensed during both portions of an operational
cycle. The inductance values of the first and second
inductors, moreover, are made identical. The location of
the current sense transformer and the use of equal valued
first and second inductors result in a relatively simple
DG-to-DC converter topology wherein volt-second balance
in the first inductor and ampere-second balance in the
current sense transformer are achieved simultaneously
while at the same time reducing undesired stresses on the
switching transistor.
Brief DescriRtion of the Drawing
The following detailed description of the invention
will be more readily understood when considered together
with the accompanying drawings wherein:
Figure 1 is an electrical schematic diagram
illustrative of a known prior art forward type of
converter topology;
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Figure 2 is an electric schematic; diagram
illustrative of a flyback type converter topology;
Figure 3 is an electrical schematic diagram
illustrative of an isolated version of a known prior art
CUK type converter topology;
Figure 4 is an electrical schematic diagram
illustrative of an isolated or transformer version of the
preferred embodiment of the invention;
Figure 5 is an electrical schematic diagram
illustrative of a non-isolated version of they preferred
embodiment of the invention shown in Figure 4;
Figure 6 is an electrical schematic diagram
illustrative of the topology shown in Figure 5 during a
first portion of a circuit operating time period;
Figure 7 is an electrical circuit diagram
illustrative of the circuit shown in Figure 5 during a
second portion of the operational time period;
Figure 8 is a set of time related waveforms
illustrative of the current and voltage relationships
provided by the non-isolated embodiment shown :n Figure
5; and
Figure 9 is a waveform diagram illustrative of the
current flow through the current sensing transformer
shown in Figure 5 during both portions and of the
operational time period.
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Before considering the details of the invention,
reference will first be made back to the prior art
converter topologies referred to above and illustrated in
Figures 1-3.
As shown in Figure 1, the isolated forward topology
depicted thereat includes a DC voltage input source 10
which applies energy to the ;primary winding 12 of a power
transformer 14 under the control of a transistor switch
16, rendered alternately conductive (ON) and non-
conductive (OFF) during each cycle To of operation by a
feedback control circuit 18 coupled to the primary
winding 12 and which controls the ON and OFF time dTs and
dTs, respectively, of the transistor 16, where d
designates the duty cycle, and accordingly that of the
converter itself. The secondary winding 20 couples
energy to an inductor-capacitor output filter including
an inductor 22 and capacitor 24, with the load comprising
a resistance element shown by reference numeral 26
coupled across or shunting capacitor 24.
Furthermore, a diode 28 is connected in series from
one (•) polarity end of the secondary winding 20 to the
inductor 22, while a second diode 30 shunts both the
inductor 22 and the capacitor 24 while being coupled to
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the other or opposite and of the secondary winding 20
along with the one side of the capacitor 24 and load 26
The primary side of the transformer 14 also includes a
reset circuit including a reset winding 32 having its ( • )
polarity end connected to ground. However, it also
requires an additional diode 34, and a capacitor 36 which
forms part of an input filte7 including an inductor 38
connected in series with voltage source 10. The input
filter acts to filter out voltage and current noise on
the input voltage Vin, and primarily to filter converter
induced current pulses from the DC power source 10.
The forward converter topology illustrated in Figure
1 offers an efficient power conversion technique;
however, it typically requires the use of a reset winding
such as the winding 32 to reset the transformer core of
the power transformer 14 by returni:g its stored energy
to the primary side. This requirement, although not
difficult to implement, causes certain design problems
for some applications, such as requiring the additional
diode 34 and a relatively large capacitance value for the
capacitor 36.
With respect to the flyback topology as depicted in
Figure 2, it intentionally stores energy in the
inductance of the power transformer 14 during the on-time
interval dTs of the transistor power switch 16 and then
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releases the energy to the secondary side of the
transformer 14 during its off-time dTs and where for
continuous mode operation dTs + dTs s Ts, the time period
for one operational cycle. The energy delivered to the
load side of the transformer 14 is out of phase with the
reenergizinq process of the inductance which is
incorporated into the transformer 14. If operated in the
continuous inductor current mode, this characteristic
produces inherent problems in the stability in the duty
cycle control circuit 18 which generally results in
compromised dynamic performance and when operated in the
discontinuous inductor current mode, the switching
transistor 16 and the diode 28 can be subjected to
undesirable relatively high peak current stresses.
As to the CUK topology illustrated in Figure 3, in
addition to capacitively coupling the primary and
secondary windings 12 and 20 of the power transformer 14
to their respective input and output circuit components,
the grounded capacitor 3t of the forward and flyback
topologies (Figures 1 and 2) forming part of the input
filter is deleted and the control switch device 16 is no
longer directly connected to the primary winding 12, but
is now connected to a circuit node 39 common to both the
inductor 38 and the coupling capacitor 40. Additionally,
damping circuits comprised of respective series circuits
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including capacitor 44, resistor 46 and capacitor 48,
resistor 50 must bG utilized and shunt the coupling
capacitors 40 and 42.
The coupling capacitor arrangement of the CUK
topology operates to continuously maintain volt-second
balance on the core of the transformer 14 in addition to
developing a push-pull driving voltage for improved flux
utilization. In co doing, the front end inductor 38 now
operates as a current source which drives energy into the
transformer 14 and the coupling capacitors 40 and 42.
One major disadvantage of the CUK topology, however, is
that this current source typically produces voltage
spikes across the switching transistor 16, which are
often times extremely difficult to reduce. Furthermore,
both the switching device 16 and the output diode 30 must
carry significantly higher currents than typically
encountered in other topologies. The potential voltage
and current stresses imposed on both the switching device
16 and the diode 30 force the circuit designer to select
components rated for relatively high power levels.
In addition to the potential switching component
stresses and other additionally required protection
circuitry, not shown, the biggest inherent disadvantage
of the CUK topology is the necessary presence of
relatively large damping components across both the
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primary and secondary coupling capacitors 40 and 42 which
are shown comprising capacitor 44, resistor 46, and
capacitor 48, resistor 50. The damping components are
required to shape the AC behavior of the control
circuitry 18 being generally large in bulk make size and
weight an important and undesirable concern for many
applications.
Qescr12tion of the Preferred Embodiments
Considering now the preferred embodiments of the
subject invention which are shown in Figures 4 and 5,
this invention overcomes the inherent deficiencies of the
prior art converter topologies shown in Figures 1-3 by
combining the characteristics of both the forward and
flyback topologies shown in Figures 1 and 2, while
resembling the topology of the CUK topology of Figure 3.
However, subtle differences are now present in the
subject invention which at first may not appear apparent
but nevertheless are present and necessary for achieving
an improved operation.
The subject invention does not utilize a
capacitively coupled primary winding of the power
transformer 14, but instead now employs a driving
arrangement similar to that of a forward topology wherein
energy is delivered to the output filter and transformer
inductance or an equivalent inductor 21 (Figure 5)
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thereof during the on-time (dTs) of the switching
transistor 16. The inductor 21 in effect comprises the
transformer primary winding 12 ref lected to the secondary
side by the transformer turns ratio N1:N2.
The energy which is stored in the inductance L 1 of
the transformer 14 or the inductor 21, however, is not
dumped back to the input side, but instead is released to
the secondary coupling capacitor (Cl) 42 during the off-
time (dTs) of the transistor 16 and which is similar to
she operation of a flyback topology. The topology of the
bvubject invention is therefore texined a "forback"
topology converter since it exhibits behavior of both the
forward and flyback topologies alternately with dTs and
dTs of the transistor switching period Ts.
A current sensing transformer 52 is connected in the
secondary circuit as shown in Figures 4 and 5 to sense
the current Is flowing in the secondary circuit for
controlling the duty cycle (d) of the switching
transistor 16 in conjunction with the output voltage yo
across the load 26. The current sensing transformer 52
includes a primary winding 54 directly connected to the
r
end of secondary winding 20 or inductor 21 opposite from
^t
^j the end which is directly connected to the capacitor (Cl)
42 so that the inductor currents flowing in the secondary
circuit during the respective time intervals of dTs and
_	 1
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dTs can be detected. The secondary winding 56 of the
sensing transformer 52 is connected to the duty cycle
control circuit 18 for providing a feedback signal
voltage Vs proportional to the secondary current Is. The
feedback control circuit 18 controls the duty cycle d of
the transistor switch 16.
In addition to the specific location of the current
sensing transformer 52, the methodology employed in the
circuit design and hereinafter described, results in the
inductance values of L1 and L2 being substantially equal.
These two last mentioned features result in a
converter topology wherein a volt-second balance of the
power transformer 14 and an amp-second balance of the
current transformer 52 are achieved simultaneously. This
will be more readily appreciated as the following
detailed description of operation is considered.
Description of Operation
Referring now Figures 6-9, for the sake of
simplicity Figure 6 is illustrative of the equivalent
circuit for the non-isolated converter topology shown in
Figure 5 during the on-time interval dTs where the
transistor switch 16 is conductive. Figure 7, on the
other hand, is the equivalent circuit for Figure 5 during
the off-time interval dTs where the switch 16 is non-
conductive.
.
	
.n
.^
	
^ - ^ ♦ 	 _ _, r,;. ^. i	 i.Y	
ran 1'M^ 1	 ,Y•i	 —
:"1
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The following operational conditions exist:
Vg - (N2 1N1) x Vin	 (1)
Vo - VC1 = VC2 = (d/a) x Vg
(d/a) x (N2/N1)
 x Vin	 (2)
IL2(avg) - Lo - VC2/RL
= (d/a) x (N21N1) x (Vin/RL)
	 (3)
IL2(peak)	 Io + (Vo x a x Ts)/2L2	 (4)
IL1(avg) _ (d/a) x IL2(avg)
(d/a) `' x ( N2 1x1) x (Vin/RL)	 (5)
and
IL1(peak) = (Io/a) - Lo + (Vo x a x Ts) /2L1
(6)
It can be seen with reference to Figure 6 that
during the on-time interval dTs, wherein the
semiconductor switch 16 is closed, the diode (D 1) 40,
becomes reverse biased and is therefore considered an
open circuit resulting in the equivalent circuit as
shown. During this time, energy flows from Vg i.e.
source 10' to inductor (L1) 21, inductor (L2) 22, and
e
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capacitor (C2) 24 and from capacitor (Cl) 42 to load
resistor (RL) 26.
Two currents flow during the dTs interval, namely,
IL1 and IL2. The energy (ELD stored in the inductance
(L1) 21 increases from a minimum value to a maximum value
according to the expressions:
EL1 (min) - 1/2 L1 x IL12(min) 	 (7)
and,
EL1(max) = 1/2 L1 x IL12(max)	 (8)
whereupon an increase in energy, AE1 , stored in inductor
(L1 ) 21 which can be expressed as:
t,&Ei = 1/2 L1 x 1IL1 2 (max) - II,12 (min)]
	
(9)
Accordingly, the current in inductor (L1) 21 increases
linearly from a minimuru value to a maximum value as shown
in Figure 8(a) by reference numeral 58.
The voltage applied to inductor (L2) 22 is equal to
Vg + VC1 - VC2 or simply Vg whereupon the stored energy
increases from a minimum value to a maximum value
according to the expressions:
EL2 (m, n) = 1/2 L2 x IL2 2 (mir)	 (10)
and
EL2(max) = 1/2 L2 x IL2 2 (max)	 (11)
causing an increase in energy, AE2, which can be
expressed as:
tDE2 = 1/2 L2 x CIL2 2 (max, - IL2 2 (min)]	 (12)
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As a consequence, the current IL2 in the inductor 22
increaser linearly from a minimum value to a maximum
value as shown by reference numeral 60 in Figure 8(b).
With respect to the capacitor currents flowing
during dTs, the current out of capacitor (C l) 42 is equal
to IL2
 and decreases from a maximum value to a minimum
value as shown by reference numeral 62 of Figure 8(c) and
is 180 0 out of phase with IL2 of Figure 8(b). The energy
stored in capacitor (Cl) 42 also decreases from a maximum
value to a minimum value according to the expressions:
EC1 (max) = 1/2 C1 x VC12 (max)	 (13)
and
EC1(min) = 1/2 C 1 x VC12 (min)	 (14)
whereupon the energy change, AE3 , stored in capacitor
(Cl) 42 can be expressed as:
	
4AE3 = 1/2 C1 x 1VC12 (max) - VC12 (min)j	 (15)
The current entering the + terminal of capacitor
(C2 ) 24 is IL2 - Io. An energy change, AE 4 , which can be
expressed as:
	
t0E4 = 1/2 C2 [VC2 2 (max) - VC2 2 (min))	 (16)
VC2 appears as the sinusoidal curve portion 64 shown in
Figure 8(d) and changes from a minimum value to a maximum
value as shown but is out of phase with ILl and IL2 by an
angle 0 which is determined by the relative values of L2,
C2 and RL.
L3 -	 -..,.,.b -.,..
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As a result of these interrelationships, the current
Is flowing through the primary winding 54 of the current
sense transformer 52, is equal to IL2 and appears
identical to the linear curve portion 60 of Fig. 8(b) as
shown in Figure 9 by reference numeral 66.
Turning attention now to the off-time interval dTs,
when the transistor switch 16 is non-conductive, the
diode (D1 ) 30 in Figure 5 'becones forward biased and can
be considered a short circuit, resulting in an equivalent
circuit as shown in Figure 7. While two loops are shown,
it is done for purposes of illustratio ,i only, since the
two conductors 68a and 68b shown thereat are in actuality
a single current conducting path.
During the dTs interval, energy flows from the
indu:ctor (L1) 21 to the capacitor (Cl) 42.
Simultaneously, energy is delivered to the load
resistance (RL) 26 from the inductor (L2) 22 and the
capacitor (C2) 24. The current IL1 in the inductor (L1)
21 decreases linearly from a maximum value to a minimum
value as shown by reference numeral 70 in Figure 8(a).
This results in a decrease in energy, dE 1 , stored in
inductor 21 (L1) which can be expressed as:
lAEl = EL1(max) - EL1(min)
= 1/2 L1 x 1IL12 (max) - IL12(min)]	 (17)
In a like manner, the current IL2 in the inductor
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(L2) 22 decreases linearly from a maximum value to a
minimum value as shown by reference numeral 72 of Figure
8(b). A decrease in energy, AE2, stored in inductor 22
(L2) occurs which can be expressed as:
1AE2 = EL2(max) - EL2(min)
= 1/2 L2 x [IL2 2 (max) - IL2 2 (min)]	 (18)
The current flow into capacitor (C l ) 42 increases
non-linearly as shown by waveform 74 of rig. 8 (c) with an
increase in er',argy storage, AE 3 , which can be expressed
as:
tAE3 = EC1(max) - EC1(min)
= 1/2 C1 x [VC12 (max) - VC12 (min)]	 (19)
The current flow out of capacitor (C 2 ) 24 is equal
to Io - IL2 which produces the corresponding voltage
waveform as shown in Fig. 8 (d) . The voltage VC2 lags the
current, Io - I L2, by the phase angle 0 as shown by
reference numeral 76 of Figure 8(d). The corresponding
change in energy storage may be expressed as:
4AE4 = E2 (max) - E2 (min)
= 1/2 C2 [VC2 2 (max) - VC22 (min)]	 (20)
With respect to the current Is in the primary
winding 54 of the current sensing transformer 52, it
comprises a current -IL1 as indicated by reference
numeral 78 of Figure 9.
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Design Methodolow
Regarding a physical implementation of the subject
invention, the following method of circuit design would
be followed so that among other things, but most
importantly, L1-L2. Typically, a circuit designer would
establish or would be provided with a set of initial or
desired operational parameters, namely: output voltage
Vo, switching frequency fs, minimal input voltage
Vin(min), nominal input voltage Vin(nom), maximum input
voltage Vin(max), minimum output load RL(min)• nominal
output load RL(nom) and maximum output load RL(max)• For
purposes of explanation, it should be noted that RL(min),
for example, stands for maximum resistance in ohms,
whereas RL(max) stands for minimum resistance in ohms.
One would then proceed to determine the turns ratio
N1 :N2 of power transformer 20, including the value of the
inductance L1, the inductance L2 , the capacitance C1 and
the capacitance C2 . This would then be followed by the
design of the power transformer if necessary.
The f irst step involved is determining an acceptable
duty cycle d, given the output voltage Vo, the range of
the three input voltages Vin mentioned above, and by
selecting the appropriate turns ratio N 1 :N2 for the
transformer. The turns ratio N1 :N2 should be selected
such that the maximum duty cycle dmax should not exceed
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a specified upper limit, typically 50% i.e. 0.5 Ts and
should typically be in the range between 20% and 40% and
from which the duty cycle d can be determined from
aforementioned equation (2) as:
	
d - N1Vo/(N2Vin + N1 x Vo)
	 (21)
From this, the average current IL2(avg) in the output
inductor 22, and in the transformer secondary IL1(avg)t
as shown in equations ( 3) and ( 5), can be calculated from
the initial parameters established and equation ( 21) for
minimum, nominal and maximum conditions.
Noting that one of the inventive features comprises
a DC-to-DC converter where the values of L1 and L 2 are
equal, the value for L2, i. e. the inductance value of the
inductor 22, is determined first. This is based on three
considerations: (1) the filter requirements of the
output filter consisting of inductance (L2 ) 22 and
capacitor (C2 ) ^4; ( 2) the desirability of maintaining
a continuous current conduction mode in L2 ; and (3) the
allowable current variation Ai of IL2 in the inductance
(L2) 22.
As to the output filter requirements, the voltage
input to the LC filter comprised of inductor 22 and
capacitor 24 is basically a square wave with a magnitude
of:
	
Vfilt - (N21N1) x Vin + VC1	 (22)
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The worst case scenario exists when the largest peak-to-
peak output ripple voltage across the load resistance
(RL) 26 occurs at Vin(max)• d(min)• and RL(max)• Thus,
Vfilt - (N21N1) x Vin(max) + Vo	 (23)
Accordingly, the attenuation in dB necessary to meet the
ripple requirement is equal to:
20 x log [Vo(ripple) /Vfilt]	 (24)
The LC filter in this invention will have a -
40dB/dec slope. Knowing this and the required
attenuation at the switching frequency fs, the filter
corner frequency fc is determined from the expression:
fc - 1/(2m L^	 (25)
Rearranging equation (24) yields:
L2 - 1/[ (2nfc) 2 x C2]	 (26)
Selection of a few trial values for C2 is now made
to allow one to determine one or more candidate values
for L2 which will satisfy the output filter requirements
of equation (25). However, the actual value of L2 will
also depend on the other two considerations of
maintaining continuous conduction mode and the allowable
Ai percentage referred to above.
Since it is desirable to maintain a continuous
conduction mode, then a critical minimum value of L2 can
be determined for which continuous conduction is
maintained under the conditions of lightest load RL(min)
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and maximum input voltage Vin (max) • It can be shown that
the minimum value of L2 necessary to maintain continuous
conduction mode under the lightest load and maximum input
voltage condition exists where:
L2(min) = ldmax x Ts x RL(min)] +2 	 (27)
The value of the inductor (L2) 22 dictates the slope of
the current ramp as shown by the waveform segments 60 and
72 of Fig. 8(b). As a general rule, under a nominal
input voltage Vin(nom) and nominal output load RL(nom),
Ai should remain no more than 25% of IL2(Avg).
In solving for L2, it can be shown that the voltage
across inductor 22 L2 can be expressed as:
VL2 - 142 x Ai/At	 (28)
where At - dnom x Ts. Rearranging equation (28) results
in L2 being expressed as:
L2
 = (VL2 x Qt) /1&1	 (29)
or
L2 = (N2 x Vin(nom) x dnom x Ts)/
(N1 x .25 x IL2)	 (30)
Accordingly, L2
 is selected on the basis of
equations (26), equation (27) and equation (30). Having
selected a value of L2, the value of L1 is now also
determined. The appropriate value of capacitor 24 C2)
is next determined from equation (26). The only
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component left to be selected is the value for the
capacitor 42 (C1).
In the determination of the capacitance value for
capacitor 42 (C1), the value of C1
 is not an critical as
the value of the other components. Preferably, capacitor
24 should be a polycarbonate or polystyrene low ESR
capacitor. A 1µF polycarbonate capacitor, for example,
is adequate for 100kHz designs where load currents are
less than one ampere(amp).
As a general rule under nominal input voltage
Vin(nom) and load conditions RL(nom),, the change of
'voltage dv across C1
 should remain no more than 254 of
Vo. During the on-time dTs of the transistor switch 16
where Av is selected to be 25% of Vo, C1 can be
calculated from the expression:
	
C1 - ( IL2(avg) x dnom x Ts)/(.25 x Vo)	 (31)
With the values for L1, L2, C 1
 and C2 being
selected, it now becomes necessary to calculate the peak
currents in both inductors (L1) 21 and (L2 ) 22 which can
be achieved by use of equations (4) and (6), supra.
A knowledge of the values of L1g IL1(peak), L2 , and
IL2(peak) now provides all the information required for
an actual design of the power transformer 14 when an
embodiment such as shown in Figure 4 is desired. In
designing the power transformer, the designer first
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selects a trial core, then determines the minimum number
of turns on the secondary winding (N2) 20 followed by
determining the required air gap.
In selecting a trial core, one makes a selection
based upon the maximum desired flux density limit (Bm)
under the worst case operating conditions, the effective
area (Ae), relative permeability (AR) and effective core
lengths (le).
The total reluctance (RT) of both the core (Rc) and
the air gap (Rg) can be determined from the expression:
RT - ( lc + lg x AR)/AR As	 (32)
from which the inductance L l in milliHenries can be
determined from the expression:
L1(MH) - ( 4n/RT) x (N2/1000) 2	(33)
From equation (33) the total reluctance RT can be stated
as:
RT = (4n/LlMH) x (N2/1000) 2	(34)
It can be shown that the maximum flux density Bm can be
expressed as:
Bm - IL1(peak) x L1(mH) x 1 x 105 (Ae x N2) (35)
from which N2 can be obtained by rearranging equation
(35) as:
N2(min) = IL1(peak) x Ll(mH) x 1 x 10 5/(Ae x Bm) (36)
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It is to be noted that N2, the secondary winding 20 on
the transformer 14, is the inductance L1 in the
equivalent circuit shown in Figure 5. Thus, equation 36
provides the minimum number of turns needed on the
secondary winding 20 of the transformer 14 in order to
keep from exceeding! Bm at a value of IL1(peak)• When
desirable, larger values of N2 are permissible, which
resul-,s in a corresponding reduction in Bm.
Now that both N2
 and L1 are known, an air gap is
determined such that the required relationship between
these two parameters N 2 and L1 for a given core is
achieved. Keeping in mind equations (32)-(34), the
combined length lg of the air gap and the length lc of
the core can be expressed as:
is+lgxµR=RTxARxAe
= (4n x µR x Ae)/Ll(mH)
x (N2/1000) 2	(37)
At this point, the relationship between the effective
length le, the length of the core lc and the length of
the air gap lg must be specified according to the
geometry of the core. For example, for a torroid, this
can be expressed in centimeters(cm) as:
lg(cm) = X/Y	 (38)
where,
X	 [49 x µR x Ae x N2 2 ]/[105 x Ll (mH)] - le, and
Y=AR - 1
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Following the resolution of an acceptable value of
N2 , the value of N1 is known from above where the
selection of N1sN2 turns ratio is selected to provide an
acceptable duty cycle.
Due to the flyback characteristic of this topology,
it is essential to optimize the coupling between the
primary and secondary windings 12 and 20 of the
transformer 14 and therefore in addition to minimizing
the number of turns for both N1 and N2 , the winding
should be bifilar wound if possible.
Thus what has been shown and described is an
improved topology and methodology for the implementation
of a current mode control pulse-width modulated DC-to-DC
converter which automatically provides simultaneous volt-
second balance of the power transformer and amp-second
balance of the current sensing transformer simply and
expeditiously.
Having thus shown and described what is at present
considered to be the preferred embodiments of the
invention, it should be noted that the same has been made
by way of illustration and not limitation. Accordingly,
all modifications, alterations and changes coming within
the spirit and scope of the invention as defined by the
appended claims are herein meant to be included.
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A pulse-width modulated DC-to-DC power converter
including a first inductor, i.e. a transformer or an
equivalent fixed inductor equal to the inductance of the
secondary winding of the transformer, coupled across a
source of DC input voltage via a transistor switch which
is rendered alternately conductive (ON) and non-
conductive (OFF) in accordance with a signal from a
feedback control circuit. A first capacitor capacitively
couples one side of the first inductor to a second
inductor which is connected to a second capacitor which
is coupled to the other side of the first inductor. A
circuit load shunts the second capacitor. A semi-
conductor diode is additionally coupled from a common
circuit connection between the first capacitor and the
second inductor to the other side of the first inductor.
A current sense transformer generating a current feedback
signal for the switch control circuit is directly coupled
in series with the other side of the first inductor so
that the first capacitor, the second inductor and the
current sense transformer are connected in series through
the first inductor. The inductance values of the first
and second inductors, moreover, are made identical. Such
a converter topology results in a simultaneous volt-
second balance in the first inductance and ampere-second
balance in the current sense transformer.
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